As the NAND flash memory cells are scaled down, there are serveral obstacles, such as retention, endurance, distribution widening, disturb. In order to overcome those problems intrinsically, the reducing interface and bulk traps in tunneling oxide are required. Because these traps are generated by FN (Fowler-Nordheim) tunneling during P/E (Program/Erase) operation, the reduced FN stress is one of the key factors to achive better reliability. After P/E operation, the traps make cell V T (threshold voltage) positive [1], [2] . It means that the program voltage can be reduced, but the erase bias should be increased.
Introduction
As the NAND flash memory cells are scaled down, there are serveral obstacles, such as retention, endurance, distribution widening, disturb. In order to overcome those problems intrinsically, the reducing interface and bulk traps in tunneling oxide are required. Because these traps are generated by FN (Fowler-Nordheim) tunneling during P/E (Program/Erase) operation, the reduced FN stress is one of the key factors to achive better reliability. After P/E operation, the traps make cell V T (threshold voltage) positive [1] , [2] . It means that the program voltage can be reduced, but the erase bias should be increased.
During erase operation, erase status is checked by applying the same voltage on the entire gate (Verify V T ). If verify V T is larger than targeting erase V T , additional erase bias is applied with ISPE operation (Incremental Step Pulse Erase). In general, the increasing erase bias is similar with erase V T shift after P/E cycle. However, we found out that the increasing erase bias is more than erase V T shift (Fig 1) in our chip test.
In this work, we investigate a reason why the applied erase bias increases more than erase V T shift and propose a new erase verify scheme for reducing erase bias by using gradual WL voltage.
Analysis of the erase bias
For analysis of increasing erase bias phenomenon, the V T distribution of erased cell is measured in our NAND flash cell of 2xnm node [3] . As shown in Fig. 2 (a) , the erased cell V T distribution after P/E cycle shows wider than initial one, and it induces the increased erase more than erase V T shift since the erase verify operation needs an erase bias enough to pass right-tail of distribution. In order to find out the causes of the slow erased cell in right-tail region of V T distribution, we tracked cells and extracted its I d -V G curves ( Fig. 2 (b) ). The trans-conductance of tracked slow cells shows much worse characteristics as the V T distribution is closer to right-tail, and it means that the slow cells are degraded by the injected interface traps during P/E cycle [2] . In addition, the non-uniform distribution of the interface traps is generated at the gate-edge region than the center [4] . Based on these models, we can get the very well matched I d -V G characteristics with the experimental data as shown in Fig. 2(b) using TCAD simulation.
New erase verify scheme and results
During erase operation, the cell V T after P/E cycle moves to positive direction because of traps in tunneling oxide and it means that the additional erase pulses are required to pass the verify V T , and it induces worse reliability characteristics due to the increased erase stress. According to this sequence, we need to reduce the erase verify voltage to get the reliable cell. In order to find a way for reducing positive verify V T shift, erase verification was simulated. The Fig. 3 shows the simulated potential profile before and after P/E cycling in NAND cell string. The surface potential drop of the source-side channel is much severe than drain side. This phenomenon can be a one of the reasons for increasing positive verify V T shift, because it can restrict an injection of electron from source.
From this analysis, we can propose a new erase verify scheme to improve reliability characteristics by compensating the surface potential drop of the source-side channel using the increased gate voltage from center WL to the source-side WL gradually (Fig. 4) . As shown in Fig. 5 , the verify V T shift after P/E cycle can be decreased by using this scheme. When we increase the gradient of gradual gate voltage, we can get much better results to reduce the verify V T shift. Reducing of the verify V T shift is saturated in gradient of gradual gate voltage 0.8V per WL from center to source-side WL. In our study, the estimated improvement of cycling endurance is about 20% in that case. The Fig. 6 shows the source-side channel surface potential with the various gradual gate voltages. In case of gradual gate voltage in gradient of 0.8V per WL, there is nearly no source-side channel potential drop and it is the reason why improvement of verify V T shift is saturated.
Conclusion
New erase verify method for improving the reliability characteristics is proposed. By using new erase verify scheme, we can reduce verify V T shift by compensating source-side channel surface potential drop and improve about 20% endurance in our estimation. 
